

Home I Login I Logout I Access Information I Alerts I

Welcome United States Patent and Trademark Office

| Search Res | sults | | BRO | WSE | SEARCH | IEEE XPLORE GUI | DE | |
|-------------------------|--|--|---|--|-----------------------------|--|---------|--|
| Your search | "((((bios or post) <near 30=""> n matched 5 of 1372086 docu n of 100 results are displayed,</near> | ıments. | | | | | ⊠e∙πail | |
| » Search O _l | otions | | | | | | | |
| View Session History | | Modify | Modify Search | | | | | |
| New Search | | ((((bios | (((((bios or post) <near 30=""> test* <near 30=""> configurat* <near 50=""> (chip* or circuit* or id</near></near></near> | | | | | |
| | | ☐ Che | Check to search only within this results set | | | | | |
| » Key | | Display | Display Format: | | | | | |
| IEEE JNL | IEEE Journal or Magazine | | | _ | | | | |
| IEE JNL | IEE Journal or Magazine | ← view | view selected items Select All Deselect All | | | | | |
| IEEE CNF | IEEE Conference Proceeding | Transistor-limited constant voltage stress of gate dielectrics | | | | | | |
| IEE CNF | IEE Conference Proceeding | Li | Linder, B.P.; I | Linder, B.P.; Frank, D.J.; Stathis, J.H.; Cohen, S.A.; VLSI Technology, 2001. Digest of Technical Papers. 2001 Symposium on | | | | |
| IEEE STD | - | | 12-14 June 2001 Page(s):93 - 94 Digital Object Identifier 10.1109/VLSIT.2001.934965 | | | | | |
| | | • | • | l Full Text: P | <u>PDF</u> (168 KB) | | | |
| | | 2 | Liu, B.; Lomborest Symposisted 4-6 Dec. 2000 | ardi, F.; Hua ium, 2000. (/) Page(s):31 | ng, W.K.; ATS 2000). Pro | ystems: an algorithmic ap ceedings of the Ninth Asian | • | |
| | | | AbstractPlus Rights and Pe | _ | <u>PDF(</u> 504 KB) | IEEE CNF | | |
| | | 3 | Barrault, M.; E Power Delive Volume 8, Iss | Bernard, G.; ry, IEEE Tra sue 4, Oct. | Maftoul, J.; Ro | 782 - 1788 | nge | |
| | | | AbstractPlus Rights and Pe | | <u>DF</u> (408 KB) | IEEE JNL | | |
| | | 1 4 | Xiaoling Sun; Electrical and Volume 2, 13 | Xu, S.; Jian Computer E 3-16 May 200 | Xu; Trouborst, | 01. Canadian Conference of 1 - 1257 vol.2 | _ | |

Rights and Permissions

9-14 Sept. 2002 Page(s):385

Renovell, M.;

AbstractPlus | Full Text: PDF(596 KB) | IEEE CNF

5. A structural test methodology for SRAM-based FPGAs

Digital Object Identifier 10.1109/SBCCI.2002.1137687

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium

AbstractPlus | Full Text: PDF(182 KB) | IEEE CNF Rights and Permissions

Help Contact Us Privacy &:

© Copyright 2006 IEEE -

indexed by च्रि Inspec*